




FIG 2

1/7



## FIG 3










FIG 7

48

50

VC DataSwitch

VP switch
Input stage

VC switch

64

60


46


VC switch

44

FIG 8

42





**FIG 10** 






FIG 10A



**FIG 11** 



**FIG 12** 

